Simulator Templates SimCast Pricing Documentation Blog

Login Sign Up Get Started arrow_forward

Go to Simulator arrow_forward

person

User

dashboard Workspace play_lesson My SimCasts credit_card Billing & Plans

settings Settings

Simulator Templates SimCast Pricing Documentation Blog

Login Sign Up Launch Simulator

person

User

view_quilt Workspace person Account

Launch Simulator

arrow_back All Templates

calculate Logic Fundamentals

AND Gate Security System Buffer and Tri-State Demo Multi-Switch OR Gate System NOT Gate Signal Inverter OR Gate Alarm System OR Gate Explorer Single-Bit Tri-State Buffer Template: 2-Bit Binary Adder Template: 2-Bit Full Adder Chain Triple AND Gate Treasure Chest

merge_type Derived Gates

4-Bit Asynchronous Ripple Counter (T-Type Flip-Flops) NAND Gate Universal Logic NOR Gate Universal Logic Simple Difference Detector XOR and XNOR Gate Explorer XOR Difference Detector

device_hub Combinational Logic

2-Bit Binary Adder 2-Bit Full Adder Chain 3-Bit Binary Adder 3-Bit Binary Adder 4-to-2 Priority Encoder 8-to-1 Multiplexer 8-to-3 Priority Encoder Binary Number Analyzer Complex Logic Circuit Demo Digital Lock Security System Full Adder with Carry Half Adder Component Demo Smart Robot Decision Logic Template: 1-Bit Full Adder Component Template: 1-Bit Half Adder Template: 1-to-2 Demultiplexer Template: 1-to-4 Demultiplexer Template: 1-to-8 Demultiplexer Template: 2-to-1 Multiplexer Template: 2-to-4 Decoder Template: 3-to-8 Decoder Template: 4-to-1 Multiplexer TV Channel Selector MUX

lightbulb Output & Display

Basic Switch and Light Demo Multi-Switch Control Panel

flip Sequential Logic

Basic D Latch Clock-Driven Crossing Lights D Flip-Flop Edge Triggered D Flip-Flop with Controls D Latch with Clock D Latch with Oscilloscope JK Flip-Flop Master-Slave SR Latch Demonstration

memory Memory Systems

4-Bit Counter with Display 4-Bit Register with Clock 4-Bit Shift Register 4-Bit Shift Register SISO 8-Bit Counter with Controls 8-Bit SIPO Shift Register Basic RAM Memory System Basic Shift Register Demo Modulo-N Counter with Reset RAM with Address Control Register Data Transfer System Register Load Control Demo T Flip-Flop Frequency Divider Template: 4-Bit Binary Counter

developer_board CPU Components

4-Bit ALU Demonstration 8-Bit ALU System 8-Bit Serial Transmitter Receiver CPU Flags Register ROM Memory Demonstration Circuit Sequential Instruction Executor

Home / All Templates / Memory & Sequential Logic / JK Flip-Flop Master-Slave

psychology Advanced Memory & Sequential Logic

JK Flip-Flop Master-Slave

JK flip-flop with all input combinations and oscilloscope. Advanced flip-flop operation without race conditions.

open_in_new Open in Full Simulator

Modern platform for learning, designing, and sharing digital logic circuits.

English
简体中文
日本語
Español
한국어

Product

Features
SimCast
SimCast Sets
Pricing
Changelog

Resources

Documentation
Templates
Blog
LLM Documentation
FAQ

Company

About Us
Contact
Careers

Legal

Privacy Policy
Refund Policy
Terms of Service
Cookie Policy
Cookie Settings

DigiSim Technology Ltd. All rights reserved.

cookie

Cookie preferences

We use strictly necessary cookies to ensure digisim.io functions securely and efficiently. With your consent, we may also use performance cookies to analyze traffic and improve the simulation engine.

We prioritize your privacy and do not sell your data to third parties.

Privacy Policy • Cookie Policy