ROM Memory Demonstration Circuit

Interactive ROM memory demonstration circuit featuring sequential address generation with an 8-bit Program Counter, binary counting display (0-15), and control signal testing for Chip Select (CS) and Output Enable (OE). Ideal for learning memory addressing, tri-state logic, and active-LOW control signals.