D Latch with Oscilloscope Circuit Simulator

インタラクティブシミュレーターには JavaScript が必要です

JavaScript を有効にするとライブ回路が読み込まれます。下の真理値表で動作を確認できます。

学べること

Use an oscilloscope to visualize latch input and output over time.
Identify transparent and hold phases by clock level.
See Q follow D during transparent phases and freeze during hold phases.
Recognize the importance of waveform-based debugging in sequential logic.
Connect oscilloscope traces to setup/hold timing requirements.

仕組み

This circuit pairs a clocked D latch with a multi-channel oscilloscope so you can see the timing relationship between clock, D input, and Q output. Watching traces over time makes the difference between transparent and hold mode obvious — and reveals why latches are level-sensitive rather than edge-triggered.

The oscilloscope traces: - Clock: Square wave from the clock generator. - D input: User-toggled or signal-generated data. - Q output: Reflects D when clock is high; freezes at the last value when clock falls.

Key timing features visible: - During clock-high: Q follows D with small propagation delay. - At clock falling edge: Q captures D's current value and holds it. - During clock-low: D may change but Q stays frozen. - At clock rising edge: Q immediately starts following D again.

This is the defining latch behaviour: level-sensitive transparency. Compare to a flip-flop whose Q only changes on a single clock edge per cycle, regardless of D activity during the rest of the cycle.

Using an oscilloscope to study sequential timing is exactly how engineers debug real circuits. Scope traces reveal setup/hold violations, glitches, and clock-domain mismatches that static analysis can miss.

順を追って試す

上の埋め込み回路で入力を設定し、期待される結果と一致するか確認しましょう。

1

CLK = running D = 0 → 1

期待値: Q traces D during high clock; freezes during low clock

観察ポイント: Watch the scope: every time the clock rises, Q starts following D. Every time the clock falls, Q freezes at the current value.
2

CLK = running D = toggle rapidly

期待値: Q toggles only during clock-high windows

観察ポイント: Toggle D faster than the clock — the scope shows Q tracking only inside clock-high windows. Outside, Q is flat.
3

CLK = running D = static 0

期待値: Q = 0 across the whole trace

観察ポイント: Static D, the latch reflects it. Q is 0 the whole time, regardless of clock. Latch behaviour reduces to a wire when D doesn't change.
4

CLK = stopped low D = 1 → 0 → 1

期待値: Q frozen at last captured value

観察ポイント: Stop the clock low. Toggle D — Q ignores everything. The latch is fully closed. Re-start the clock to resume capturing.

使用コンポーネント

実世界での応用

Lab debugging of sequential circuits. Real oscilloscopes (or logic analyzers) are essential for diagnosing latch/flip-flop timing issues — too-narrow setup margin, runt clock pulses, etc.

Pre-silicon timing verification. SPICE and waveform-based simulators show exactly the kind of trace this circuit displays — used to verify timing closure before tape-out.

Educational tool. Students learning sequential logic benefit enormously from seeing waveforms, not just truth tables. Behaviour over time is the essence of sequential logic.

ATE pattern verification. Automated test equipment captures device output waveforms and compares them against expected patterns — same waveform-comparison principle.

Bus protocol decoding. Logic analyzers attach to multi-bit buses and display traces of each line over time, with protocol decoders mapping waveforms to bus transactions.

よくある質問

What does the oscilloscope add to my understanding?

Time. Truth tables describe steady-state behaviour but hide the dynamic relationships between clock, input, and output. Scope traces show propagation delay, the exact moment of Q-update, and any glitches during transitions.

What's the propagation delay from D to Q?

In real CMOS, ~50–500 ps. In the simulator, propagation is instantaneous (or one simulation step). Real designs use SPICE-level simulation to predict these delays accurately.

How would I diagnose a setup-time violation?

Watch the scope for D changing too close to the clock falling edge. If D is still settling when the clock closes, the latch may capture an indeterminate value or enter metastability. Lab testing uses sweeps of clock-D timing to find the violation threshold.

Can I see Q glitch when D glitches during clock-high?

Yes — that's the transparency hazard. Glitches on D propagate directly to Q while clock is high. The scope makes this visible. Edge-triggered flip-flops don't have this hazard because they only sample on the clock edge.

Why is waveform analysis so central to digital design?

Real circuits have analog physics (rise/fall times, capacitive loads, crosstalk) that affect digital behaviour. Static truth-table analysis misses these. Lab scopes, simulators, and logic analyzers all rely on waveform views to bridge the abstraction.