The D Flip-Flop: Edge-Triggered Memory in Digital Design
TL;DR: A D flip-flop captures whatever is on its data (D) input at the moment of an active clock edge and holds that value until the next active edge. Its...
TL;DR: A D flip-flop captures whatever is on its data (D) input at the moment of an active clock edge and holds that value until the next active edge. Its...
TL;DR: Browser-based circuit simulators teach digital-logic concepts faster and more reliably than physical breadboards by collapsing the build-test-revise cycle from minutes to seconds, exposing every signal at every node, and...
TL;DR: A half adder sums two single bits to produce Sum (XOR) and Carry (AND). A full adder sums three bits — A, B, and a carry-in — and is...
TL;DR: A half adder is the simplest binary-addition circuit. Two inputs (A, B) produce two outputs: Sum = (XOR) and Carry = (AND). It's only "half" an adder because it...
TL;DR: The NOT gate (inverter) takes a single input and outputs its logical complement: . It is the third member of the AND/OR/NOT functionally complete set. Beyond simple inversion, NOT...
TL;DR: The JK flip-flop is the most versatile 1-bit memory element. Its J and K inputs at the active clock edge select one of four modes — hold (00), reset...
TL;DR: A Johnson counter is a synchronous shift register where the inverted output of the last stage feeds back to the first stage. With flip-flops it produces unique states, and...
TL;DR: A NAND gate outputs 1 unless all inputs are 1 (). It is functionally complete — every other Boolean function can be implemented with NAND gates alone. In CMOS...
TL;DR: An OR gate produces a HIGH output when any one (or more) of its inputs is HIGH. Boolean expression . Where the AND gate demands unanimous consent, OR follows...
TL;DR: A T flip-flop toggles its stored bit on every active clock edge when T=1 and holds it when T=0. Its characteristic equation is . Tied permanently to T=1, it...
TL;DR: Every flip-flop has a setup time () before the clock edge and a hold time () after it during which the data input must remain stable. Violating these constraints...
TL;DR: A buffer outputs — logically a no-op — yet without it, complex digital systems cannot function. Buffers regenerate signal strength to satisfy fan-out limits, distribute clock signals through balanced...
Occasional updates on new SimCast lessons, components, and build guides. No spam — unsubscribe anytime.